External Peripherals: Interfacing

SERIAL COMMUNICATION

SERIAL DATA TRANSMISSION WITH UART

UART INTERFACE

- This interface transfers data asynchronously (clock is not transmitted, transmitter and receiver use their own clocks).
- Data communication: RXD (receive pin), TXD transmit pin). The FT2232 chip inside the Nexys-4 board handles the USB communication with a computer.
- Format of a Frame: Start bit ('0'), 8 to 9 data bits (LSB transmitted first), optional parity bit, and a stop bit ('1').
- Transmitter: Simple design that transmit the data frame at the Baud rate (or bit rate in bps).
- Receiver: It uses a clock signal whose frequency is a multiple (usually 16) of the incoming data rate.



Artix-7 FPGA

C4 (RXD)

D4 (TXD)

FT2232

TXD

RXD

Micro

USB

1

SPI (ACCELEROMETER)



• CPOL = 0: Base value of SCLK is 0.

✓ CPHA=0: Data is captured on rising edge, data is output on falling edge.

✓ CPHA=1: Data is captured on falling edge, data is output on rising edge.

- CPOL = 1: Base value of SCLK is 1.
 - \checkmark CPHA=0: Data is captured on falling edge, data is output on rising edge.
 - ✓ CPHA=1: Data is captured on rising edge, data is output on falling edge.
- It is commonly used for short distance communications within embedded systems. Microcontrollers and FPGA designs use SPI to communicate with internal/external peripherals. Large variety of SPI-capable peripherals available: sensors (e.g.: temperature, pressure), ADCs, DACs, touchscreens, memories, LCDs, SD cards.

ACCELEROMETER ADXL362

- This 3-axis MEMS device operates as a SPI slave device. We read/write data via a register-based interface: we can write/read
 a byte or many bytes per bus transaction.
- ADXL362 parameters (range, resolution, ODR are selectable):
 - ✓ Range: \pm 2g (default at reset), \pm 4g, \pm 8g.
 - ✓ Resolution: 1mg/LSB (default at reset), 2 mg/LSB, 4 mg/LSB
 - ✓ Output data rate (ODR): 12.5 400 Hz. Default at reset: 100 Hz.
 - ✓ Output resolution: 12 bits. Representation: signed.
- CPOL = 0, CPHA = 0. Many SPI devices work very similarly, although we need to comply with specific timing parameters.

Accelerometer: Basic Controller (code available <u>here</u>)

- **Operation:** We first configure the appropriate ADXL362 registers and then proceed to read 8-bit registers. A simple operation mode is listed here. Refer to the ADXL362 datasheet for a complete list of registers and operation modes.
 - ✓ Reset the ADXL362. Write 0x52 on SOFT_RESET (0x1F) register.
 - ✓ Activate measurement mode. Write 0x02 on POWER_CTL (0x2D) register.
 - ✓ Read any 8-bit register (one per bus transaction). See ADXL362 datasheet for complete list.
- The basic controller is depicted on the right. The block wr_reg_adxl362 is the most important: it handles the SPI communication based on address, data and write/read decision. Asserting the *start* signal initiates a transaction. When the operation is completed, the signal *done* is asserted for one clock cycle. If reading data, it appears on *odata*. A new transaction can be started on the next cycle after *done* = 1.



- FSM: It issues commands to configure the 2 ADXL362 registers and then read (cyclically) from one of four 8-bit ADXL362 registers (selected by the sel input). Data is fetched on the output register. Here, we can read the low-precision 8-bit X, Y, Z measurements (0x08, 0x09, 0x0A) and the Status Register (0x0B).
- wr_reg_adxl362: This circuit handles the SPI communication with the ADXL362. The user provides address, data, and read/write. Then, a read/write SPI transaction is executed. At every transaction, we write or retrieve 8 bits of data. When writing to the ADXL362, 3 bytes are transmitted: |command|address|data|. When reading from the ADXL362, 2 bytes are transmitted |command|address|, and 1 byte is read (data) and placed on odata.
 - ✓ Circuit Design: It involves implementing the SPI protocol and complying with the ADXL362 timing parameters (see datasheet):
 - C_{SS} (/CS Setup Time): 100 ns
 - t_{CSH} (/CS Hold Time): 20 ns
 - t_{CSD} (/CS Disable Time): 20 ns
 - t_{SU} (Data Setup Time) = t_{HD} (Data Hold Time): 20 ns
 - f_{SCLK}: 2.4 (only when using FIFO) 8000 KHz.
 - t_{HIGH} (SCLK High Time) = t_{LOW} (SCLK Low Time) = 50 ns. Note that these times only constrain the duty cycle when using large frequencies. The maximum frequency is 8 MHz.
 - ✓ SCLK: not defined by the standard (usually a few MHz). This is specified by the Slave Device (ADXL362: f_{SCLK} ≤ 8000 KHz).
 - ✓ This design uses a free running SCLK. To comply with the timing parameters: T_{SCLK} - $(t_{CSD}+t_{CSH}) \ge C_{SS} \rightarrow T_{SCLK} \ge 280$ ns ($f_{SCLK} \le 3.57$ MHz). For T_{SCLK} =280 ns, we have SCLK_T = 28 (at clock=100 MHz) as the minimum possible value.
 - ✓ To display data on LEDs or 7-segment displays, you need an appropriate refreshment rate. We can choose $T_{SCLK}=1$ ms ($f_{SCLK}=1$ KHz) → SCLK_T=10⁶. Since there are 24 SCLK periods in a reading transaction, data is refreshed at 24 ms per sample.
 - ✓ FSM_SCLK: It generates a free running clock of period SCLK_T and 50% DC along with rising and falling edge detectors.







✓ **FSM_MAIN**: handles the SPI communication and complies with the ADXL362 timing parameters. Command, address, data (MSB is sent first), same when reading. Note that $T_{CSD} = T_{CSH} = 2$ (20 ns). To comply with the timing parameters, we always wait until the last falling edge in a reading or writing cycle, then wait

for T_{CSH} cycles, set /CS=1 for T_{CSD} cycles and then we are back in State S1 for a new transaction. Note how we embed the counters for qT_{CSD} and qT_{CSH} inside the FSM.

Other approaches do not have a free running SCLK, but instead they only activate it when /CS=0. This approach might make the controlling of the timing parameters simpler (depending on the timing parameters).



I²C (TEMPERATURE SENSOR)

I²C (Inter-Integrated Circuit) INTERFACE

- Simple 2-wired synchronous (clock is transmitted) serial interface.
- I²C logic signals:
 - ✓ SCL: Serial clock. Generated by Master, defined by the Slave device. The standard specifies a Fast Mode (up to 400 KHz), a High Speed Mode (up to 3.4 MHz), and an Ultra-Fast Mode (up to 5 MHz).
 - \checkmark SDA: Bi-directional serial data.
- In general, SCL and SDA are open-drain. There can be one Master and many Slaves. The Master device puts the slave address on the bus, and the slave device with the matching address acknowledges the Mater.
- Slave Address: Unique identifier of a device. 7-bits wide.
- Communication on the I²C bus:
 - ✓ It starts when the master puts the START condition (S) on the bus (a high-to-low transition on SDA while SCL is high). The bus is considered to be busy until the Master puts a STOP condition (P) on the bus (a low-to-high transition on SDA while SCL is high).
 - ✓ I²C data: Transferred in 8-bit packets. There is no restriction to the number of bytes transmitted per data transfer. Each byte transferred must be followed by an acknowledge signal (ACK). ACK (0) is generated by the Slave.
 - ✓ After a START condition (S), the Master writes the 7-bit Slave Address followed by a Read/Write bit, then ACK. Then, the Master writes/reads bytes of data, each byte followed by an ACK. When writing, after the last written byte (followed by ACK), data transmission is terminated by the Master with a STOP condition (P). When reading, only on the last byte, the Master must generate a NACK (Not acknowledge) bit, and then a STOP condition (P). The Master can also generate a repeated START condition (Sr) without first generating a STOP condition (P) to signal that the bus is still busy.
 - ✓ Data bits are read on the SCL rising edge. We must comply with the Slave device timing parameters: t_{SU:DAT}, t_{HD:DAT}, t_{SU:STA}, t_{HD:STA}, t_{SU:STA}, t_{HD:STA}, t_{SU:STA}, t_{HD:STA}, t_{SU:STA}, t_{HD:STA}, t_{SU:STA}, t_{HD:DAT}, t_{HD:DAT} (hold time) is defined as the time the data bit should be on the bus after SCL is high (i.e., after the falling edge).



I²C is commonly used for attaching lower-speed devices to processors and microcontrollers in short-distance, intra-board communication. Large variety of I²C-capable peripherals available: sensors (e.g.: temperature, acceleration, pressure), ADCs, DACs, touchscreens, memories, LCDs, SD cards.

TEMPERATURE SENSOR ADT7420

- This high accuracy digital temperature sensor operates as an I²C slave device. We read/write data via a register-based interface: we can write/read a byte or two bytes per bus transaction.
- ADT7420 parameters (resolution is selectable):
 - ✓ Output resolution: 13 bits (default at reset), 16 bits. Representation: FX signed.
 - ✓ Resolution: 0.0625°C per LSB (13-bit mode, default at reset), 0.0078125°C per LSB (16-bit mode).
 - 16-bit mode: FX Format [16 7]. Temperature (°C): $\frac{-2^{15}b_{13}+\sum_{i=0}^{14}b_i2^i}{27}$
 - 13-bit mode: FX Format [13 4]. This is just the 13 MSBs of the 16-bit result. Temperature (°C): $\frac{-2^{12}b_{12}+\sum_{i=0}^{11}b_i2^i}{2^4}$
 - According to the formulas, the temperature range is [-256°C, 256°C). However, in practice the ADT7420 is guaranteed to measure temperature between -40°C and 150°C.
 - ✓ Slave Address: $10010A_1A_0$. A_1A_0 bits are configurable. Nexys-4 DDR-Board: $A_1A_0 = 11 \rightarrow$ Slave Address: 0x4B.

Temperature Sensor: Basic Controller (code available here)

- **Operation:** We first configure the appropriate ADT7420 registers and then proceed to read 8-bit registers. A simple operation mode is listed here. Refer to the ADT7420 datasheet for a complete list of registers and operation modes.
 - ✓ Configure the 16-bit mode. Write 0x80 on CONFIG (0x03) register.
 - ✓ Read any 8-bit register (one per bus transaction).



The Basic Controller interacts with the following registers: (refer to the ADT7420 datasheet for a complete list of registers).

	Reg. Address	Name	Reg. Address	Name		
	0x00	TEMP_H	0x03	CONFIG		
	0x01	TEMP_L				
	0x02	STATUS	0x0B	ID		
.	1 71.					

- ✓ 13-bit mode: This requires to write 0x00 on CONFIG register. The 13-bit data will be located in the 13 MSBs of the 16bit sequence: TEMP H|TEMP L.
- ✓ Reading from the ID register results in 0xCB (manufacturer's setting)
- Communication Protocol: This protocol runs on top of I²C. Writing/reading here refer to the process of writing/reading to/from a register. This is a bit different from writing/reading data onto the I²C bus (what the I²C protocol specifies).
 RA: ADT7420 internal Register Address of ADT7420. AD: Slave (ADT7420) I²C Address (0x4B). NACK: Not Acknowledge (1), set by Master, ACK: Acknowledge (1). W: Write bit (0). R: Read bit (1). For AD, RA, DATA, MSB is sent first.
 - ✓ Single-byte Write Sequence:

	 Г
Slave ACK ACK ACK	

Single-by	ingle-byte Read Sequence:												
Master	S	AD (7-bit)	W		RA (8-bit)		Sr	AD (7-bit)	R			NACK	Ρ
Slave				ACK		ACK				ACK	DATA (8-bit)		

- The basic controller is depicted on the right. The block **wr_reg_adt7420** is the most important: it handles the I²C communication based on address, data and write/read decision. Asserting the *start* signal initiates a transaction. When the operation is completed, the signal *done* is asserted for one clock cycle. If reading data, it appears on *odata*. A new transaction can be started on the next cycle after *done* = 1.
- FSM: It issues commands to configure one ADT7420 register (CONFIG) and then read (cyclically) from two of four 8bit ADT7420 registers (selected by the sel input). Data is fetched on the output registers. Here, we can read the STATUS and ID registers (0x02, 0x0B), or TEMP_H and TEMP_L (0x01, 0x00).
- wr_reg_adt7420: This circuit handles the I²C communication with the ADT7420. The user provides address, data, and read/write. Then, a read/write SPI transaction is executed. At every transaction, we write or retrieve 8 bits of data.
 - ✓ Circuit Design: It involves implementing the I²C protocol and satisfying the ADT7420 timing parameters (see datasheet):
 - t_{SU:DAT} (Data Setup Time): 0.02 us.
 - t_{HD:DAT} (Data Hold Time): 0.03 us.
 - $f_{SCLK} \le 400$ KHz.
 - t_{HD:STA} (Hold Time Start Condition): 0.6 us. Time SCL must be 1 after SDA falling edge.
 - t_{SU:STA} (Setup Time Start Condition): 0.6 us. Time SCL must be 1 before SDA falling edge.
 - $t_{SU:STO}$ (Setup Time Stop Condition): 0.6 us. Time SCL must be 1 before SDA rising edge.
 - t_{BUF} (Bus-Free Time ÷ Start and Stop Condition): 1.3 us.
 - ✓ For $f_{SCL} \le 400$ KHz ($T_{SCL} \ge 2.5$ us), we have SCL_T ≥ 125 (at clock = 100 MHz).
 - ✓ To display data on LEDs or 7-segment displays, you need an proper refreshment rate. We pick $T_{SCLK}=1$ ms ($f_{SCLK}=1$ KHz) → $SCLK_T=50\times10^3$. There are about 35 SCL periods in a reading transaction, thus data is refreshed at 35 ms per sample.
 - ✓ FSM_SCL: It generates a clock of period SCL_T and 50% DC along with rising and falling edge detectors. It also issued a delayed falling edge detection signal zFhd: This is to allow data to be kept for t_{HD:DAT} after the falling edge. The clock stops after the STOP condition (P) is issued.





✓ FSM_ACK: It handles the detection of the Acknowledge bit (ACK), which is generated by the Slave. This operation is repeated at many points in the design, thus we decided to have a separate FSM.



✓ **FSM_MAIN**: It handles the I²C communication and complies with the ADT7420 timing parameters. Note that $T_{BUF} = 3$ (30 ns). Also, data is kept for $t_{HD:DAT}$ after the falling edge of SCL (that is why we have the signal z_{Fhd} , which is issued after $t_{HD:DAT}$). Note that when the Slave is writing data, SDA0e=1.



PULSE-WIDTH MODULATION (PWM)

DEFINITION

- We generate a square wave where we control the Duty Cycle. Duty Cycle is specified as a percentage: from 0 to 100%.
- PWM can be used to vary the average voltage on an output pin. This can be useful (in lieu of a DAC) to control the brightness of an LED, speed of a DC motor, volume of a tone in a speaker, etc.

DIGITAL SYSTEM FOR PWM (code available here)

TPWM (Period of PWM signal in units of T_{clock}): This is a parameter in the VHDL code. *TPWM* > 2



 $TPWM = 500 \rightarrow f_{PWM} = 200 \ KHz$ $TPWM = 50000 \rightarrow f_{PWM} = 2 \ KHz$

DC (Duty Cycle): Input signal with nDC bits. $nDC = [\log_2[TPWM + 1]]$ $DC \in [0, TPWM]$. Note that DC is not specified from 0 to 100%, but rather from 0 to TPWM. Note that the "step" of the DC depends on f_{clock} . An external circuit can retrieve the Duty Cycle in standard terms (0-100%) and convert it to 0 to TPWM. EQ, sclrQ $\leftarrow 1$

TRI-COLOR LEDS

RGB color can be controlled by varying (via PWM) the brightness of a Red, Green, and Blue LEDs. We want to control the DC of each color component using NB=4 bits. So, we need to map a signal from 0 to 2^{NB}-1 to a signal from 0 to TPWM. Mapping formula:

$$DC(0 \to TWPM) = \left\lfloor \frac{TPWM}{2^{NB} - 1} \times DC(0 \to 2^{NB} - 1) \right\rfloor \approx \left\lfloor \frac{TPWM \times DC(0 \to 2^{NB} - 1)}{2^{NB}} \right\rfloor$$

DIGITAL CIRCUIT (code available here)

- **Mapping circuit**: The approx. formula optimizes hardware: we multiply and then drop NB LSBs. DC (0-TPWM) never reaches TPWM, but the approx. is good enough.
- PWM frequency: 2 KHz (TPWM=50000, $f_{clock} = 100 MHz$) provides a good color variation. A high frequency breaks the linearity between the brightness and the DC.
- We can use more bits per color component, but we need more input signals. For NB=4, refer to hex tables (higher nibble).

MONO AUDIO OUTPUT

Nexys-4 (DDR) Board: An analog low pass filter (connected after AUD_PWM) turns a PWM signal with varying DC (DC goes from 0 to 100% and back) into a sinusoid. Use NB=8 bits.

DIGITAL CIRCUIT (code available here)

- Shaded circuit: It generates a square wave and it can be connected to a buzzer or speaker, though we can only vary DC (\equiv volume). Only frequency can change the tone, i.e., we need a new circuit where TWPM is an input signal.
- CTL: It produces a varying 8-bit DC $(0\rightarrow 255\rightarrow 0, ...)$. This allows the integrator to generate a sinusoidal wave. The







resetn=0

 \geq TPWM

(0 ← Q+1)

na

[1,TPWM-1]

oPWM \leftarrow 1, EQ \leftarrow 1 $| (Q \leftarrow Q+1)$

 $(Q \leftarrow 0)$

E DC \leftarrow 1.

 $oPWM \leftarrow 1$

 $(Q \leftarrow Q+1)$

 $EQ \leftarrow 1$

EQ, sclrQ $\leftarrow 1$

 $E_DC \leftarrow 1$

 $oPWM \leftarrow 0$

DCq

DCq=1

oPWM $\leftarrow 1$,

 $EQ \leftarrow 1$

Q=DCq-1

oPWM $\leftarrow 0$

Q=TPWM-1

yes

no

S2

ves

S3

 $E_DC \leftarrow 1$

(Q ← 0)

 $E_DC \leftarrow 1$

PULSE DENSITY MODULATION (PDM)

DEFINITION

- Popular in mobile devices, only 1 bit is required. 1-bit signal is oversampled.
- The amplitude of a signal is represented by the relative density of the pulses: the closer the pulses are, the larger the amplitude. Unlike PWM, the frequency of the pulses is not fixed.
- A PDM signal can be generated from an analog signal by using a sigma-delta modulator.
- Once PDM data is obtained, the analog signal can be recovered by passing the signal through an analog low-pass filter:



If we want to get the PCM (pulse-code modulation)-coded signal to apply digital signal processing operations, we require a digital decimation filter. The figure depicts a PDM signal oversampled by a factor of N (over the Nyquist rate). The decimation filter outputs a signal x[n] (16 bits per sample) sampled at the Nyquist rate. To recover the analog signal from x[n], a DAC (digital-to-analog converter) is required.



MICROPHONE

- ADMP421: MEMS Microphone with PDM output
 - ✓ CLK: 1 3 MHz. Recommended: 2.4 MHz.
 - ✓ DATA: PDM signal (oversampled data)
 - ✓ L/R: Left right stereo input control. L/R=0: Data captured on CLK rising edge. L/R=1: Data captured on CLK falling edge.
 - ✓ Many MEMS microphones (e.g.: ADMP521, MP34DT02) feature a similar synchronous interface.
- **ADMP421:** Synchronous interface. Make sure to comply with the timing parameters (see ADMP421 datasheet).



• Once PDM data is obtained, the audio signal can be played back by passing the signal through an analog low-pass filter.

AUDIO OUT

- Nexys-4/Nexys-4 DDR: The on-board audio jack is driven by an analog low-pass filter. The input then can be a PDM or PWM signal. The cut-off frequency is about 12 KHz. Stereo output is not supported.
- AUD_PWM: Open-drain output. AUD_SD: Analog filter shutdown input (via the AD8592 opamps).

AUDIO CAPTURE AND PLAYBACK ON THE NEXYS-4 DDR BOARD

• The figure depicts the connection between the MEMS microphone, the Artix-7 FPGA, and the mono audio output.

DIGITAL CIRCUIT

- As stereo output is not supported, we only retrieve a mono audio input from the ADMP42 microphone (e.g. L/R = 0).
- Main frequency (Nexys-4 DDR Board): $f_{clock} = 100 MHz$, $T_{clock} = ADM 10 ns$.



Basic approach

- The figure depicts a simple circuit that reads data in a shift register and immediately outputs the data. The rate at which data is shifted in and out is given by SCLK. Be aware of feedback when using this circuit.
- FSM_SCLK: It generates a free running clock of period SCLK T and 50% DC along with rising and falling edge detectors. With an input clock of 100 MHz, we have that:
 - ✓ For SCLK = 1 MHz → *SCLK*_*T* = $\frac{1}{1 \times 10^6} \frac{1}{10 \times 10^{-9}} = 100.$ ✓ For SCLK = 3 MHz → *SCLK*_*T* = $\frac{1}{3 \times 10^6} \frac{1}{10 \times 10^{-9}} \approx 34.$ ✓ For SCLK = 2.4 MHz → *SCLK*_*T* = $\frac{1}{2.4 \times 10^6} \frac{1}{10 \times 10^{-9}} \approx 42.$



Memory-based approach

- Here, data is read into the shift register and then stored it in memory. We can then control when we shift data out. We might also store several audio sequences and select when to play them. Data is shifted in and out at the rate given by SCLK.
 - Memory: It can store up to ND 16-bit words.
 - ✓ Address size: $NA = [log_2 ND]$.
 - ✓ Total number of bits: $ND \times 16$ bits.
 - ✓ Duration of the stored sequence: $ND \times 16 \times SCLK_T \times T_{clock}$. For example if $ND = 2^{18}$ and SCLK_T=42 we have 1.7616s. To increase the duration, we can increase SCLK T (SCLK T \leq 100), or we can increase the memory size.
- The main control circuit (FSM_MEM) varies according to the type of memory used. The memory might not operate at the same frequency or might have different input/output ports than the ones shown. For example:
 - On-chip memory (BlockRAMs inside Artix-7 FPGAs): Easy to use. They operate at the same frequency (100 MHz), include the I/O ports as in the figure, and behave as a bunch of registers: data requested/written is available on the next clock cycle. But the capacity is limited (~ 0.5 MB in the XCA100T Artix-7 FPGA).
 - ✓ External memories (e.g.: DDR2 RAM, Flash, SRAM): They require a different I/O interface and operating frequency; however, they can hold much more data.
- The circuit requires a 16-bit shift register, a memory, and two state machines. The FSM_SCLK is also depicted.



↓ S5

• FSM_MEM (using BlockRAMs inside Artix-7 FPGAs): Note how we embed the counter for RAM address inside the FSM.

